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Intro: LHCb @ CERN & LHCb Readout System in 2009 
1. Architectures of Readout System: Old vs. New 
1. No First-Level Trigger (L0)   
2. Point-to-point bidirectional high-  
speed optical link 
 -> Same technology and protcol  
 type for DATA, TFC and THROTTLE 
 signals 
 -> Reducing number of links to FE 
 by relaying ECS and TFC info via
 ROB 
3. Partitioning as a crucial aspect for 
stand-alone tests and sub-detector    
developments 
4. An “event requests” mechanism    
based on IP destination control is  
needed in order to balance the load 
in the processing farm 
5. A data bank has to contain info about 
the identity and source of an event 























































































































































• 24 inputs@1.6 Gb/s
• 4 outputs@1 Gb/s
50 TB @ 800 MB/s
3000 GbE ports
35 GB/s













































































































































Programmable Switch layer 
(Partitioning)


















































via GX transceiver & 
electrical FAN-OUT
Master FPGA (STRATIX IV GX) Slave FPGA 
































































































S-ROB (crate of i.e. 20)
S-FE (single slice)




Built-in GX Transceiver layer
link @ 2.4 Gbps
à TFC/THROTTLE 
information 60bits@40MHz
S-TFC Master Simulation Block






































S-TFC Master <-> S-TFC Interface link preliminary 
protocol 
 
1. TFC control info fully synchronous 60bits@40MHz   
-> 2.4 Gb/s (max reachable 3.0 Gb/s) 
 
 
    -> Reed Solomon encoding used on TFC links for 
 maximum reliability (header ~ 16bits) [4] 
    -> Asynchronous readout: TFC info must carry 
 Event ID 
 
2. Throttle (“trigger”) protocol  
 
 
    -> Must carry Event ID and will require alignment as 
 for TFC protocol 
 
S-TFC links were successfully simulated 
    -> Additional firmware logic implemented to control 
 the latency and the phase of the clock w.r.t. the    
     data stream over commercial high-speed        
 transceivers in FPGAs (ALTERA GX) 
    -> Plan to test the link on a (real) board 
 










































commands (16 bits) 
onto GBT frame to FE
Number of bits
carried by data word 
in GBT (80bits) + 
GBT header (4 bits)
Detector occupancy after ZS 
and pedestal subtraction
à number of channels that
carry data
Customizable variables: 
Detector occupancy mean value 
Channel size 
Number of channel per GBT link 
Derandomizer depth 
6. “Testing the simulation testbench”: examples 
DERANDOMIZING BUFFER
Depth: variable










(number of channels * channel size)
Event Header     
(8bits BCLK 
counter + 4 bits 
unique word)
IF DATA > 0
DATA WORD
(number of channels * 
channel size)                 
– channel size * number 
of headers)
Event Header 01    
(8bits BCLK 
counter + 4 bits 
unique word)
Event Header 02    
(8bits BCLK 
counter + 4 bits 
unique word)
IF DATA = 0
NO WRITE TO DERANDOMIZER 







GBT FRAME – 84 BITS (example of consecutive words)
EV H 01DATA WORD of EV 01
 DATA WORD of EV 01EV H 02 DATA WORD of EV 02
 DATA WORD of EV 02EV H 03 DW of EV 0300000
HEV H 04 DATA WORD of EV 0400000
PACKING OF 






SIZE >  2 
GBT DATA 
FRAME
YES NO READ FROM DERANDOMIZER
à NEXT EVENT IS KEPT IN THE 
BUFFER
à BUFFER OCCUPANCY INCREASE
READ FROM DERANDOMIZER
à NEXT EVENT AVAILABLE TO 
BE PROCESSED
SEND TO READOUT BOARD
PACKING OF 1st 
PART OF WORD IN 
GBT FRAME
SEND TO READOUT BOARD
PACKING OF 2nd 
PART OF WORD IN 
GBT FRAME
SEND TO READOUT BOARD
READ FROM DERANDOMIZER





GBT FRAME – 84 BITS (example of consecutive words)
EV H 01DATA WORD of EV 01
 DATA WORD of EV 01
EV H 03 DATA WORD of EV 03
NO
EV H 02
H DATA WORD of EV 03EV H 04
5. A complete emulation of a S-FE link 
If Derandomizer is
empty, IDLE GBT 
frame is sent
If Derandomizer is full, 
TRUNCATION is
applied
NO limitations in size
of DATA WORD             
à NZS readout with
very big word sizes
Event Header = 
unique word used as
“end marker” in ROB
à same channel size
(e.g. 12)
Example 1: 
<Detector occupancy> = 30% 
#channels/GBT link = 15 
   -> ~ 4.5 channels/GBT after ZS 
Derandomizer depth = 16 
Channel size = 12 
(e.g. ADDR = 4bits + ADC_DATA = 8bits) 
Example 2: 
<Detector occupancy> = 30% 
#channels/GBT link = 21 
   -> ~ 6.3 channels/GBT after ZS 
Derandomizer depth = 16 
Channel size = 12 
(e.g. ADDR = 5bits + ADC_DATA = 7bits) 
Example 3: 
<Detector occupancy> = 30% 
#channels/GBT link = 21 
   -> ~ 6.3 channels/GBT after ZS 
Derandomizer depth = 24 
Channel size = 12 
(e.g. ADDR = 5bits + ADC_DATA = 7bits) 
No truncation occurred: system undercommitted 
-> 145kbits of channel data sent through one GBT link over full LHC turn: 
     48.3% of GBT link bandwidth + 14% Event header + 4.8% GBT header  
Truncation occurred: “raw truncation” 10.5%, “effective truncation” 9.5% 
Size of truncated events follows occupancy PDF, no bias! 
-> 184kbits of channel data sent through one GBT link over full LHC turn: 
     61.6% of GBT link bandwidth + 14% Event header + 4.8% GBT header  
Truncation occurred: “raw truncation” 5.4%, “effective truncation” 4.7% 
Size of truncated events follows occupancy PDF, no bias! 
-> 193kbits of channel data sent through one GBT link over full LHC turn: 
     64.4% of GBT link bandwidth + 14% Event header + 4.8% GBT header  
2. Full Simulation Framework of                                                           
the new S-FE/S-ROB/S-TFC Architecture  
 What?  A synthesizable “clock level-fidel” simulation of S-TFC component and links [1][2][3] 
 clock level emulation of FE+ROB model with variable parameters 
 
Why?  Implement and test the TFC functionality and to study the optimum design parameters for the different sub-detector FEs 
